anod/Luma3DS-autorun
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

hbldr: fix DSPmem cacheability attrib regression

Browse Source
This commit is contained in:
TuxSH 2023-08-10 16:41:40 +02:00
parent 37572f3a48
commit 5989d9d61d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sysmodules/loader/source/hbldr.c
View File

@ -172,10 +172,10 @@ static const u32 kernelCaps[] =
{ {
0xFC00022C, // Kernel release version 8.0 is necessary for using the new linear mapping. Modified below. 0xFC00022C, // Kernel release version 8.0 is necessary for using the new linear mapping. Modified below.
// Normal applications only have access to 0x1FF50000-0x1FF58000, 0x1FF70000-0x1FF78000, // Normal applications only have access to 0x1FF50000-0x1FF58000, 0x1FF70000-0x1FF78000 (both as IO),
// however we can load unsigned DSP firmware binaries. // however we can load unsigned DSP firmware binaries.
0xFF81FF00, // RW static range mapping: 0x1FF00000 (DSP RAM, start) 0xFF81FF00, // RW static range mapping: 0x1FF00000 (DSP RAM, start)
0xFF91FF80, // RW static range mapping: 0x1FF80000 (DSP RAM, end) 0xFF81FF80, // RW static range mapping: 0x1FF80000 (DSP RAM, end)
0xFF91F000, // RO static range mapping: 0x1F000000 (VRAM, start) 0xFF91F000, // RO static range mapping: 0x1F000000 (VRAM, start)
0xFF91F600, // RO static range mapping: 0x1F600000 (VRAM, end) 0xFF91F600, // RO static range mapping: 0x1F600000 (VRAM, end)